

REMARKS

Claims 14-18 have been cancelled without prejudice or disclaimer. Claims 19 and 22 have been amended. Support for the claim amendments can be found at page 7, lines 9-14, page 10, lines 7-10, page 12, lines 16-page 13, line 18 and FIGS. 3 and 4.

Claims 19-23 are currently pending and under consideration. Reconsideration is respectfully requested.

I. OBJECTION TO CLAIMS 14-23:

As mentioned above, claims 14-18 have been cancelled. Claims 19 and 22 have been amended to overcome the objection.

II. REJECTION OF CLAIMS 14 AND 19 UNDER 35 U.S.C. 103(a) AS BEING UNPATENTABLE OVER TSUCHIDA (U.S. PATENT NO. 5,559,997) IN VIEW OF TAKAHIRO (JP-08297689):

Claim 19 has been amended to recite "a server apparatus for controlling the transit of information relative to a noise countermeasure, comprising: a circuit information acquiring unit to acquire circuit information from a user terminal connected via a network, the circuit information being included in items corresponding to a state of electronic circuits; wherein the items include at least one information of circuit elements values or mounted component positions, regarding printed-circuit boards and LSI circuits; a registered noise countermeasure information storing unit to store noise countermeasure information in a noise countermeasure database, the noise countermeasure information is requested for registration by a registration terminal connected to the server apparatus via the network; wherein **the noise countermeasure database comprises a circuit information check item table and a circuit requisite information table, wherein the circuit information check item table is a table used to check whether the circuit elements value transmitted from the user terminal exceeds a predetermined value and to record a result thereof; and wherein the circuit requisite information table is recorded circuit requisite information which is required to prevent the circuit elements value from exceeding the predetermined value**; a noise countermeasure list information generating unit to generate noise countermeasure list information based on said registered noise countermeasure information and said circuit requisite information, the generated noise countermeasure list information including a plurality of noise countermeasure processes and transmitting the generated noise countermeasure list information to said user terminal; and a noise countermeasure information determining unit to execute one of the noise countermeasure

processes selected by the user from said noise countermeasure list information, according to the items, which is required for the noise countermeasure, and to transmit noise countermeasure information which is determined as a result of the execution of the one of the plurality of noise countermeasure processes, to said user terminal”.

Neither Tsuchida nor Takahiro, individually or combined, disclose the features as recited in amended claim 19 above. For example, neither of these references disclose “[a] noise countermeasure database comprises a circuit information check item table and a circuit requisite information table, wherein **the circuit information check item table is a table used to check whether the circuit elements value transmitted from the user terminal exceeds a predetermined value and to record a result thereof; and wherein the circuit requisite information table is recorded circuit requisite information which is required to prevent the circuit elements value from exceeding the predetermined value,**” as recited amended claim 19, for example. Claim 22 has been amended to recite features somewhat similar to those recited in amended claim 19.

Instead, Tsuchida discloses a PC design system in FIG. 2, which includes a CPU, RAM, ROM, a interactive input unit, an external storage unit, a display unit and a print unit (see column 14, line 1 – column 15, line 32). The RAM stores a program for realizing the functions of an interactive input command process unit, a design information input unit, an output unit, a circuit modification unit, an evaluation unit, a layout unit and a design rule generation unit to be executed by the CPU. The interactive input unit is a keyboard or mouse to receive information from the designer. The circuit information input unit receives circuit information on the connection amount the components from information produced by an external device or CAD for circuits. Such as name shape or electric characteristics of each component. The external storage unit is a magnetic disk or the like with stores component information, board information design rules, noise reduction component circuit pattern information, evaluation information, or the like **as files** and reads out these different information when the system is started and write into the component information storage unit, the noise reduction component circuit pattern information storage unit and the evaluation information storage unit, respectively. That is, in Tsuchida, a user of the PC design system cannot selectively determine a noise countermeasure process from a list of countermeasure processes registered by registrants via a network (i.e., the Internet) to be used. Instead, in Tsuchida, the noise reduction information is predetermined and provided to the user by the PC design system to be used, the noise reduction information being received from information stored in the external storage unit (i.e., a diskette).

At page 4 of the Office Action, the Examiner admits that Tsuchida does not specifically disclose said generated noise countermeasure information including a plurality of noise countermeasure processes which includes a *list* of a plurality of noise countermeasure processes. However, the Examiner asserts that Takahiro makes up for the deficiencies of Tsuchida.

Takahiro merely discloses a device for supporting design of noise countermeasures including a noise countermeasure plan retrieval part which retrieve the countermeasure plans considered from wiring information from a storage part or from a know-how storage part corresponding to a signal communicated from a connection part. A noise analysis part performs noise analysis due to wiring according to the countermeasure plan retrieved by the noise countermeasure plan retrieval part and stores the result. A noise analysis result display part displays the results of analysis in the noise analysis part on a screen in the form of a matrix. A noise countermeasure plan selection part selects the optimum countermeasure plan out of the countermeasure plans displayed on the screen and according to the countermeasure plan selected on the display part, final wiring is then performed (See Abstract). **However, Takahiro fails to disclose the Applicant's "circuit information check item table" or "circuit requisite information table" as recited in amended claim 19, for example.**

Thus, the Applicant respectfully submits that the teachings of Tsuchida and Takahiro are fundamentally different from that of the present invention and from each other.

Although the above comments are specifically directed to claim 19, it is respectfully submitted that the comments would be helpful in understanding differences of various other rejected claims over the cited reference.

Therefore, the combination of Tsuchida and Takahiro fails to establish a prima facie case of obviousness over the present invention. Therefore, it is respectfully submitted that the rejection is overcome.

III. REJECTION OF CLAIMS 15-18 AND 20-23 UNDER 35 U.S.C. 103(a) AS BEING UNPATENTABLE OVER TSUCHIDA IN VIEW OF TAKAHIRO AND FURTHER IN VIEW OF ROBERTSON ET AL. (U.S. PATENT NO. 6,594,799):

The comments mentioned above in section II, may be applied here also, where applicable.

IV. CONCLUSION:

Serial No. 09/779,498

In view of the foregoing amendments and remarks, it is respectfully submitted that each of the claims patentably distinguishes over the prior art, and therefore, defines allowable subject matter. A prompt and favorable reconsideration of the rejection along with an indication of allowability of all pending claims are therefore respectfully requested.

If there are any additional fees associated with filing of this Amendment, please charge the same to our Deposit Account No. 19-3935.


Respectfully submitted,

STAAS & HALSEY LLP

Date:

9/19/2006

By:



Deldre M. Davis

Registration No. 52,797

1201 New York Avenue, NW, 7th Floor
Washington, D.C. 20005
Telephone: (202) 434-1500
Facsimile: (202) 434-1501